VHDL code for 1 to 8 demux using signal assignment statement

To write a VHDL code for 1 to 8 demux using signal assignment statement we need the logic diagram and the truth table of 1 to 8 demux. After simulation using Xilinx software the output of the test bench waveform is shown below.

Logic Diagram

Truth Table


Test bench Waveform (Output)

Share this article:
Previous Post: Microelectronics 6th Edition Solution Manual – Sedra Smith

February 25, 2014 - In Electronics

Next Post: 8 to 3 Encoder VHDL code and Output waveform

September 17, 2014 - In Academics, Electronics

Related Posts


  • page sex
    September 9, 2014

    I truly do enjoy writing but it just seems like the first 10 to 15 minutes tend to be lost just trying to figure out how to begin. Any suggestions or hints? Thank you!

    • hameroha.com
      September 9, 2014

      Once you know the logic diagram of 1 to 8 demux, i.e input and output of 1 to 8 demux, and the truth table that tells you the relation between input and output, it is simple to understand and write the VHDL code.
      For 1 to 8 demux, we have 1 input and 8 output(see on the diagtam x is input and y(7:0) is 8 outputs)
      Then the rest is you have to know the syntax of VHDL.
      For simulation, you need to have xilinx or other similar software.
      If you have any question,let me know.

Leave a Reply

Your email address will not be published.